

**In the United States Patent and Trademark Office
on Appeal from the Examiner to the Board
of Patent Appeals and Interferences**

In re application of: Nathan R. Belk
Serial No.: 10/694,074
Filing Date: October 27, 2003
Art Unit: 2622
Confirmation No.: 3795
Examiner: Brian P. Yenke
Title: *AN INTEGRATED CHANNEL FILTER AND METHOD OF
OPERATION*

MAIL STOP: APPEAL BRIEF-PATENTS
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Dear Sir:

Appeal Brief

Appellant has appealed to the Board of Patent Appeals and Interferences from the decision of the Examiner sent December 9, 2008 maintaining the final rejection of Claims 1-8, 10, 11, 26, and 27, which are all pending in this case. Appellant respectfully submits this Appeal Brief with the statutory fee of \$540.00.

Table of Contents

Real Party in Interest.....	3
Related Appeals and Interferences.....	4
Status of Claims	5
Status of Amendments	6
Summary of Claimed Subject Matter	7
Grounds of Rejection for Review on Appeal.....	12
Argument	13
Conclusion	17
Claims Appendix	18
Evidence Appendix	21
Related Proceedings Appendix	22

Real Party in Interest

Microtune, Inc. currently owns this Application. An assignment recorded October 27, 2003 in the Assignment Records of the United States Patent and Trademark Office at Reel 014644, Frame 0521, indicates Microtune, Inc. currently owns this Application.

Related Appeals and Interferences

No known appeals, interferences, or judicial proceedings are related to or will directly affect or have a bearing on the Board's decision on this Appeal. The Board's decision on this Appeal will not affect any known appeals, interferences, or judicial proceedings.

Status of Claims

Claims 1-8, 10, 11, 26, and 27 are pending in this Application and all stand finally rejected under the Office Action sent August 13, 2008. Appellant notes that the Notice of Panel Decision from Pre-Appeal Brief Review indicates that the panel has rejected Claims 1-8, 10, and 11, but includes no reference to the status of Claims 26 and 27. Appellant will treat Claims 26 and 27 as if they are also pending and finally rejected. Appellant presents all pending claims for appeal. The attached Claims Appendix shows all pending claims.

Status of Amendments

The Examiner has entered all amendments submitted by Appellant.

Summary of Claimed Subject Matter

In one embodiment, a system may reduce the intermodulation products produced by a tuner. (Page 5, lines 1-4). In particular, a filter and a tuner may be formed on an integrated circuit. (Page 3, lines 5-7). The filter receives an input signal comprising a first number of channels and communicates an intermediate output signal comprising a second number of channels less than the first number of channels. (Page 5, lines 7-10). The tuner is coupled to the filter and receives the intermediate output signal and communicates an output signal comprising a third number of channels less than the second number of channels. (Page 5, lines 10-14).

FIGURE 1 illustrates an example system 10 that includes a filter 12 coupled to a tuner 14. (Page 7, lines 2-3). At least portions of filter 12 and tuner 14 are formed on an integrated circuit 16. (Page 7, lines 3-5). In a particular embodiment, system 10 further comprises a front-end filter 32. (Page 7, lines 5-7). In general, filter 12 receives an input signal 20 comprising a first number of channels 30. (Page 7, lines 7-9). Filter 12 communicates an intermediate output signal 22 comprising a second number of channels 30 less than the first number of channels 30. (Page 7, lines 9-11). Tuner 14 receives intermediate output signal 22 and communicates an output signal 24 comprising a third number of channels 30 less than the second number of channels 30. (Page 7, lines 11-14). The number of channels 30 received and processed by tuner 14 is reduced over prior techniques for performing tuning of channels 30, at least because of the




FIG. 1

pre-filtering performed by filter 12. (Page 7, lines 14-17).

Tuner 14 comprises any suitable number and combination of active and passive components including, but not limited to, variable low noise amplifiers, gain control modules, mixers, and filters that may extract content from a desired radio frequency spectrum and convert the content into a form that is useable, for example, by an access device. (Page 8, lines 22-27). In particular embodiments, filter 12 may be formed integral to tuner 14. (Page 8, line 29 to Page 9, line 1). For example, filter 12 may be formed integral to an input stage of tuner 14. (Page 9, lines 1-2). By arranging filter 12 before or integral to an input stage of tuner 14, system 10 may achieve particular technical advantages. (Page 9, lines 2-4).

Particular technical advantages of system 10 are achieved because filter 12 is formed at least in part on integrated circuit 16. (Page 8, lines 3-5). For example, filters that are not formed on the integrated circuit 16 propagate the desired channels 30 but reflect the undesired channels 30 back to the transmitter or other source of the input signal 20. (Page 8, lines 5-8). This reflection of undesired channels 30 tends to corrupt all of the channels 30 in the input signal 20, including the desired channels 30. (Page 8, lines 9-11). Filter 12 formed on integrated circuit 16 communicates desired channels 30 but does not reflect the undesired channels 30 back to the transmitter or source of input signal 20. (Page 8, lines 11-14). Instead, the undesired channels 30 are dissipated in various components, such as the lossy elements, of integrated circuit 16. (Page 8, lines 14-16). Another advantage of system 10 is that no circuitry on integrated circuit 16 is required to provide a voltage gain or otherwise amplify the entire frequency spectrum of input signal 20. (Page 8, lines 18-21).

The number of intermodulation products produced by the tuner 14 grows as the square of the number of channels 30 that are processed by the tuner 14. (Page 9, lines 5-8). Therefore, by attenuating approximately 80% of the undesired channels 30 prior to the processing performed by tuner 14, circuit 10 eliminates roughly 95% of the intermodulation products produced by tuner 14. (Page 9, lines 8-11). The range of gain programmability of tuner 14 is therefore increased. (Page 9, lines 11-13). The reduction in intermodulation products also may reduce many second order intermodulation products (e.g., second order harmonic distortion). (Page 9, lines 13-15). Furthermore, the power and performance requirements for tuner 14 are determined by the number of channels 30 processed by tuner 14. (Page 9, lines 15-18). By reducing the

number of channels 30 processed by tuner 14 (e.g., from one-hundred-thirty-three channels to twenty-five channels in a television system), the power consumption in subsequent stages of tuner 14 may be reduced. (Page 9, lines 18-22).

Input signal 20 comprises a radio frequency signal. (Page 9, line 23). In a television system, signals representing individual channels 30 are assigned to specific frequencies in a defined frequency band. (Page 9, lines 23-26). For example, in the United States, television signals are generally transmitted in a band from 48 MHz to 852 MHz. (Page 9, lines 26-28). In such television systems, front-end filter 32 comprises a low-pass filter that receives a signal 34 and is designed to significantly attenuate all frequencies above an input cutoff frequency that is higher than the frequencies of the channels 30 in the television band. (Page 9, line 28 to Page 10, line 2). The output of front-end filter 32 is therefore input signal 20 having channels 30 in the television band. (Page 10, lines 2-3).

Intermediate output signal 22 comprises a particular band 36 of channels 30 selectively communicated by filter 12. (Page 10, lines 2-3). Therefore, when used in a television system, at least some of the channels 30 in the television frequency band are attenuated in input signal 20 to form intermediate output signal 22. (Page 10, lines 6-9). For example, input signal 20 includes one-hundred-thirty-three channels 30 and intermediate output signal 22 includes approximately twenty-five channels 30. (Page 10, lines 9-12). Output signal 24 comprises, for example, one or more desired channels 30 from intermediate output signal 22. (Page 10, lines 12-14). In a television system, for example, output signal 24 may comprise a single desired channel 30 in the television band. (Page 10, lines 14-16).

In operation, filter 12 receives an input signal 20 comprising a first number of channels 30. (Page 10, lines 17-18). Filter 12 is switched among a plurality of stages and/or capacitors of a particular stage in order to communicate an intermediate output signal 22 comprising a selected one or more of the plurality of bands of channels 30. (Page 10, lines 18-22). The selected one or more of the plurality of bands of channels 30 comprises a second number of channels 30 less than the first number of channels 30. (Page 10, lines 22-25). Filter 12 dissipates undesired channels 30 in lossy elements of integrated circuit 16. (Page 10, lines 25-26). Tuner 14 receives intermediate output signal 22 and communicates an output signal 24 comprising a third number of channels 30 less than the second number of channels 30. (Page 10, lines 26-29). In particular

embodiments, the output signal 24 comprises a single channel 30 in the television band. (Page 10, lines 29-31).

For the convenience of the Board, Appellant provides the following mappings of the independent claims here on appeal. Appellant does not necessarily identify all portions of the Specification and Drawings relevant to the recited elements of the claims. Appellant provides the following mapping not to limit the scope of the claims, but to help the Board make a decision on this Appeal:

Independent Claim 1 recites:

A system, comprising:

a filter operable to receive an input signal comprising a first number of television channels and further operable to communicate an intermediate output signal comprising a second number of television channels less than the first number of television channels, wherein at least a portion of the filter is formed on an integrated circuit so as to dissipate a plurality of undesired channels associated with the input signal in elements of the integrated circuit such that at least a portion of the undesired signals are not reflected back to a transmitter of the input signal; and (e.g.: Figure 1; Page 7, lines 3-5 and 7-11; Page 8, lines 11-16)

a tuner coupled to the filter and operable to receive the intermediate output signal and further operable to communicate an output signal comprising a third number of television channels less than the second number of television channels, wherein at least a portion of the tuner is formed on the integrated circuit. (e.g.: Figure 1, Page 7, lines 3-5 and 11-14)

Independent Claim 26 recites:

A system, comprising

first means for receiving an input signal comprising a first number of television channels and for communicating an intermediate output signal comprising a second number of television channels less than the first number of television channels, wherein at least a portion of the first means is formed on an integrated circuit so as to dissipate a plurality of undesired channels associated with the input signal in elements of the integrated circuit such that at least a portion of the undesired signals are not reflected back to a transmitter of the input signal; and (e.g.: Figure 1; Page 7, lines 3-5 and 7-11; Page 8, lines 11-16)

second means for receiving the intermediate output signal and for communicating an output signal comprising a third number of television channels less than the second number of television channels, wherein at least a portion of the second means is formed on the integrated circuit. (e.g.: Figure 1, Page 7, lines 3-5 and 11-14)

Grounds of Rejection for Review on Appeal

Appellant requests the Board to review the final rejection of Claims 1-8, 10, 11, 26, and 27 under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,177,964 B1 issued to Birleson, et al. ("*Birleson*"), in view of U.S. Patent No. 7,196,737 B1 issued to Fulga, et al. ("*Fulga*"). The attached Evidence Appendix includes copies of *Birleson* and *Fulga*.

Argument

For at least the following reasons, the final rejection of Claims 1-8, 10, 11, 26, and 27 is improper and the Board should reverse the final rejection.

Independent Claims 1 and 26 are Allowable Over the Proposed

***Birleson-Fulga* Combination**

Claims 1-8, 10, 11, 26, and 27 were rejected under 35 U.S.C. § 103(a) as allegedly being unpatentable over U.S. Patent 6,177,964 to Birleson ("*Birleson*") in view of U.S. Patent 7,196,737 to Fulga ("*Fulga*"). Claim 1 recites a system, comprising:

a filter operable to receive an input signal comprising a first number of television channels and further operable to communicate an intermediate output signal comprising a second number of television channels less than the first number of television channels, wherein at least a portion of the filter is formed on an integrated circuit so as to dissipate a plurality of undesired channels associated with the input signal in elements of the integrated circuit such that at least a portion of the undesired signals are not reflected back to a transmitter of the input signal; and

a tuner coupled to the filter and operable to receive the intermediate output signal and further operable to communicate an output signal comprising a third number of television channels less than the second number of television channels, wherein at least a portion of the tuner is formed on the integrated circuit.

In the Final Office Action sent electronically August 13, 2008 ("Final Office Action"), the Examiner cites Figure 1 of *Birleson*, which describes a broadband television tuner 10, in the rejection of Claim 1. See Final Office Action, p. 3 and *Birleson*, Col. 7, line 45 to Col. 9, line 67. *Birleson* describes an input filter 101 that "passes all channels in the television band." *Birleson*, Col. 7, lines 56-61. The Examiner further states:

Birleson discloses that filter 101 in the invention is used to retrieve all TV signals wherein Prior Art the use of a filter to filter some of the channels is traditionally used (col 7, line 56-61). Thus, by simply replacing the filter 101 of Birleson with the conventional filter, would render obvious the pending claims.

See Final Office Action, p. 3.

The Examiner also incorporates *Fulga* and states that it was known to use a prefilter (101 in Figure 1 of *Fulga*) to receive a first number of channels and provide a fewer number of channels to a tuner 140. See Final Office Action, p. 3, and *Fulga*, Fig. 1 and Col. 2, line 59 to

Col. 3, line 5. At the outset, the *Birleson-Fulga* combination is improper. Each of the cited references, *Birleson* and *Fulga*, specifically teach away from relevant aspects of Claim 1. “A prior art reference must be considered in its entirety, i.e., as a whole, including portions that would lead away from the claimed invention.” *W.L. Gore & Associates, Inc. v. Garlock, Inc.*, 721 F.2d 1540, 220 U.S.P.Q. 303 (Fed. Cir. 1983), *cert. denied*, 469 U.S. 851 (1984). (M.P.E.P. § 2141.02). Moreover, although the Supreme Court recently denounced the rigid application of the “TSM” test in *KSR v. Teleflex*, 127 S.Ct. 1727 (2007) (hereinafter “*KSR*”), the Federal Circuit has subsequently found a patent not obvious where the relevant prior art taught away from the claimed invention. *Takeda Chemical v. Alphapharm*, 2007 WL 1839698 (Fed. Cir. 2007). Because the references teach away from aspects of Claim 1, the Examiner has failed to establish a *prima facie* rejection of the claims under 35 U.S.C. § 103(a).

In the Examiner’s response in the Final Office Action to Appellant’s previously submitted arguments, the Examiner states that “it was known to filter down or not the number of channels in a receiving system.” See Final Office Action, p. 2. The Examiner then states “if a person of ordinary skill in the art can implement a predictable variation and would see the benefit of doing so a [sic] obviousness rejection likely bars it’s [sic] patentability.” See Final Office Action, p. 2 (emphasis added). Appellant asserts that a person of ordinary skill in the art would not implement this variation of *Birleson* because *Birleson* explicitly rejects this modification for being a source of error. The Examiner, however, incorrectly applies the test set forth in *KSR* and ignores multiple teach-away statements in both *Birleson* and *Fulga*, as explained below.

Birleson explicitly teaches away from “a filter operable to receive an input signal comprising a first number of television channels and further operable to communicate an intermediate output signal comprising a second number of television channels less than the first number of television channels,” as recited, in part, in Claim 1. *Birleson* states, “filter 101 passes all channels in the television band” (Col. 7, lines 61; emphasis added), and “[i]n operation, the front end of tuner 10 receives the entire television band through filter 101 and amplifier 102” (Col. 8, lines 40-41; emphasis added). Thus, *Birleson* explicitly teaches away from elements of Claim 1, such as communicating “intermediate output signal comprising a second number of television channels less than the first number of television channels” as recited in Claim 1. Like *Birleson*, *Fulga* also teaches away from elements of Claim 1. In particular, *Fulga* cites to

Birleson and states, “the input filter 101 is not tuned to select a few channels but instead passes all channels in the television band.” *Fulga*, Col. 2, lines 66-67; emphasis added. Both references cited by the Examiner clearly teach away from Claim 1.

Additionally, *Birleson* describes the reason why it does not filter the input signal:

To accomplish this, an architecture was chosen to perform an up-conversion of the RF input signal to a higher internal frequency, which allows the present invention to have minimal filtering on the input stages of the receiver. The present invention is therefore able to operate without variable-tuned input filtering. **This eliminates the need for precisely controlled variable tuned filters** which must be mechanically aligned during manufacture and are subject to variation in performance due to age, temperature, humidity, vibration and power supply performance. **This was a critical drawback of previous tuners that had to be eliminated** because it is a source of tremendous error and distortion, as well as complexity.

The present invention allows a wide band of frequencies to enter the front end of the tuner circuit without removing frequencies in an input band pass tracking filter.

Birleson, Col. 3, lines 9-24 (emphasis added).

Therefore, as discussed above, *Birleson* not only teaches away from using “a filter operable to receive an input signal comprising a first number of television channels and further operable to communicate an intermediate output signal comprising a second number of television channels less than the first number of television channels,” as recited, in part, in Claim 1, but also explicitly rejects an input filter as a solution. *Birleson* states that input filters are “a critical drawback” that had to be eliminated. *Birleson*, Col. 3, lines 19-21. The Examiner relies upon a test articulated in *KSR*, whereby a person of ordinary skill in the art can implement a predictable variation and would see the benefit of doing so. See Final Office Action, p. 2. However, as the cited portions of *Birleson* demonstrate, a person of ordinary skill in the art would not see the benefit of this variation, as claimed by the Examiner in the Final Office Action. See Final Office Action, p. 2. A person skilled in the art would instead eliminate the input filter to reduce error and complexity, as described by *Birleson*. The application of the test recited in *KSR* leads to a conclusion contrary to that recited by the Examiner. As both of the Examiner’s references teach away from the claimed invention, the *Birleson-Fulga* combination is improper and the Examiner has failed to establish a *prima facie* case of obviousness under 35 U.S.C. § 103.

In addition, the Examiner states that it was known to use a prefilter (101 in Figure 1 of *Fulga*) to receive a first number of channels and provide a fewer number of channels to a tuner 140. See Final Office Action, p. 3, and *Fulga*, Fig. 1 and Col. 2, line 59 to Col. 3, line 5. *Fulga* cites to filters described in *Birleson* in this discussion. However, the filters described by *Birleson* are not filters wherein “at least a portion of the filter is formed on an integrated circuit” as described in Claim 1. For example, *Birleson* states, “Television tuner 400 is also comprised of a plurality of discrete components, including bandpass and image reject notch filter 404” See *Birleson*, Col. 5, lines 29-41. Discrete components are comprised of one circuit element, unlike integrated circuits, which combine several elements in one package. Discrete components are located off-chip, and are not formed on an integrated circuit. *Birleson* also states, “Baseband and image reject notch filters 404 and 412 are typically comprised of a plurality of capacitors, inductors, and varactor diodes.” See *Birleson*, Col. 7, lines 24-26. Thus, the filters described by *Birleson* are not filters wherein “at least a portion of the filter is formed on an integrated circuit” as described in Claim 1. For at least this additional reason, the Examiner has failed to establish a *prima facie* case of obviousness under 35 U.S.C. § 103.

For at least the above reasons, independent Claim 1 is allowable over the cited references. Accordingly, the Board should reverse the final rejection of independent Claim 1 and all its dependent claims and instruct the Examiner to issue a notice of allowance of the same. Independent Claim 26 recites elements similar to those discussed above with respect to Claim 1. For at least the above reasons, the Board should reverse the final rejection of independent Claim 26 and all its dependent claims and instruct the Examiner to issue a notice of allowance of the same.

Conclusion

Appellant has demonstrated that the pending claims are clearly allowable. Appellant respectfully requests the Board of Patent Appeals and Interferences to reverse the Examiner's final rejection of the pending claims and instruct the Examiner to issue a notice of allowance of the same.

Please charge \$540.00 for this Appeal Brief to Deposit Account No. 02-0384 of Baker Botts L.L.P. The Commissioner is authorized to charge any additional fee and credit any overpayment to Deposit Account No. 02-0384 of Baker Botts L.L.P.

Respectfully submitted,
BAKER BOTTS L.L.P.
Attorneys for Appellant



Samir A. Bhavsar
Reg. No. 41,617

Date: January 9, 2009

Correspondence Address:

Customer Number

05073

Claims Appendix

1. A system, comprising:

a filter operable to receive an input signal comprising a first number of television channels and further operable to communicate an intermediate output signal comprising a second number of television channels less than the first number of television channels, wherein at least a portion of the filter is formed on an integrated circuit so as to dissipate a plurality of undesired channels associated with the input signal in elements of the integrated circuit such that at least a portion of the undesired signals are not reflected back to a transmitter of the input signal; and

a tuner coupled to the filter and operable to receive the intermediate output signal and further operable to communicate an output signal comprising a third number of television channels less than the second number of television channels, wherein at least a portion of the tuner is formed on the integrated circuit.

2. The system of Claim 1, wherein:

the first number of television channels is greater than one-hundred;

the second number of television channels is less than forty; and

the third number of television channels is less than three.

3. The system of Claim 1, wherein:

the first number of television channels comprises a plurality of bands of channels; and

the filter comprises a plurality of stages and is switchable among the plurality of stages to communicate the intermediate output signal comprising a selected one of the plurality of bands of channels.

4. The system of Claim 1 wherein:
the first number of television channels comprises a plurality of bands of channels; and
the filter comprises a plurality of stages, wherein at least one stage is switchable among a plurality of capacitors to communicate the intermediate output signal comprising a selected one of the plurality of bands of channels.

5. The system of Claim 1, wherein the filter comprises at least one stage comprising:
an inductor;
a first capacitor having a first lead and a second lead, wherein the first lead of the first capacitor is coupled to a lead of the inductor; and
a plurality of capacitors, each of the capacitors having a first lead coupled to the first lead of the first capacitor and a second lead switchably coupled to the second lead of the first capacitor.

6. The system of Claim 5, further comprising a controller coupled to the filter and operable to enable a selected one of the plurality of stages of the filter and further operable to enable selected ones of the capacitors associated with the selected stage.

7. The system of Claim 1, wherein the input signal comprises a radio frequency signal ranging from 48 MHz to 852 MHz.

8. The system of Claim 1, wherein the filter comprises an input stage of the tuner.

10. The system of Claim 1, wherein the filter comprises a first filter and further comprising a second filter operable to communicate the input signal to the first filter, the second filter comprising a low-pass filter having an input cutoff frequency higher than 806 MHz.

11. The system of Claim 1, wherein:
the input signal comprises a differential signal; and
the intermediate output signal comprises a differential signal.

26. A system, comprising
first means for receiving an input signal comprising a first number of television channels and for communicating an intermediate output signal comprising a second number of television channels less than the first number of television channels, wherein at least a portion of the first means is formed on an integrated circuit so as to dissipate a plurality of undesired channels associated with the input signal in elements of the integrated circuit such that at least a portion of the undesired signals are not reflected back to a transmitter of the input signal; and
second means for receiving the intermediate output signal and for communicating an output signal comprising a third number of television channels less than the second number of television channels, wherein at least a portion of the second means is formed on the integrated circuit.

27. The system of Claim 26, wherein the input signal comprises a radio frequency signal ranging from 48 MHz to 852 MHz.

Evidence Appendix

ATTACHED

Related Proceedings Appendix

NONE



US006177964B1

(12) **United States Patent**
Birleson et al.

(10) Patent No.: **US 6,177,964 B1**
 (45) Date of Patent: **Jan. 23, 2001**

(54) **BROADBAND INTEGRATED TELEVISION TUNER**

(75) Inventors: **Vince Birleson**, West Tawakoni; **Albert Taddiken**, Farmersville; **Ken Clayton**, Plano, all of TX (US)

(73) Assignee: **Microtune, Inc.**, Plano, TX (US)

(*) Notice: Under 35 U.S.C. 154(b), the term of this patent shall be extended for 0 days.

(21) Appl. No.: **08/904,908**

(22) Filed: **Aug. 1, 1997**

(51) Int. Cl.7 **H04N 5/44**

(52) U.S. Cl. **348/725; 348/726; 348/731; 455/315; 455/339**

(58) Field of Search **348/725, 731, 348/726; 455/315, 339, 302, 179.1, 260, 316; 358/191.1, 195; 331/2, 16, 39, 41; H04N 5/44**

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,839,676	10/1974	Linneear	325/994
4,162,452	7/1979	Ash	325/973
4,176,331	11/1979	DeVita et al.	343/9
4,328,331	5/1982	Nagashima et al.	361/401
4,340,975	7/1982	Onishi et al.	455/315

4,581,643 *	4/1986	Carlson	358/191.1
4,742,566	5/1988	Nordholt et al.	455/260
4,855,835	8/1989	Tobita	358/195
5,060,297	10/1991	Ma et al.	455/302
5,200,826 *	4/1993	Seong	358/191.1
5,369,440	11/1994	Sussman	348/462
5,428,836 *	6/1995	Sanecki	455/315
5,737,035 *	4/1998	Rotzoll	348/725

FOREIGN PATENT DOCUMENTS

4321565	1/1995	(DE)	H03B/5/12
---------	--------	------	-----------

* cited by examiner

Primary Examiner—Mark R. Powell


Assistant Examiner—Wesner Sajous


(74) *Attorney, Agent, or Firm*—Fulbright & Jaworski L.L.P.

(57) **ABSTRACT**

A broadband integrated television receiver for receiving a standard antenna or cable input and outputting an analog composite video signal and composite audio signal is disclosed. The receiver employs an up-conversion mixer and a down-conversion mixer in series to produce an IF signal. An IF filter between the mixers performs coarse channel selection. The down-conversion mixer may be an image rejection mixer to provide additional filtering. The received RF television signals are converted to a standard 45.75 MHz IF signal for processing on-chip by additional circuitry.

57 Claims, 4 Drawing Sheets



10
FIG. 1






FIG. 2





BROADBAND INTEGRATED TELEVISION TUNER

This application is related to co-pending application entitled DUAL MODE TUNER FOR CO-EXISTING DIGITAL AND ANALOG TELEVISION SIGNALS assigned Ser. No. 08/904,693, and co-pending application entitled BROADBAND FREQUENCY SYNTHESIZER assigned Ser. No. 08/904,907, both of which are filed concurrently herewith and assigned to a common assignee, which applications are hereby incorporated by reference herein. This application is also related to co-pending applications entitled HIGHLY INTEGRATED TELEVISION TUNER ON A SINGLE MICROCIRCUIT assigned Ser. No. 08/426,080 filed Apr. 21, 1995, now U.S. Pat. No. 5,737,035 issued Apr. 7, 1998, and co-pending application entitled INTERFERENCE-FREE BROADBAND TELEVISION TUNER assigned Ser. No. 08/904,906, co-filed, now U.S. Pat. No. 5,847,612 issued Dec. 8, 1998, both of which are assigned to a common assignee, which applications are hereby incorporated by reference herein.

TECHNICAL FIELD OF THE INVENTION

This invention relates to television tuner circuits and more particularly to a broadband analog television tuner fabricated in a microcircuit device.

BACKGROUND OF THE INVENTION

One of the most significant costs in television manufacturing is the cost of the tuner. The typical cost of a television (TV) tuner is in the neighborhood of \$15.00, which, relative to the cost of the entire television set, is very substantial. Part of the solution to reducing tuner cost is to reduce the number of components in the tuner.

Traditionally, tuners have been comprised of two basic components. The first component performs high frequency to intermediate frequency (RF to IF) conversion. Subsequently, the second component performs IF to baseband conversion. The TV tuner was originally designed for broadcast television reception within a television set, which is essentially a stand-alone unit containing a cathode ray picture tube. So, TV tuners were originally integral parts embedded in a single-purpose device.

Presently, however, state-of-the-art consumer electronic devices use TV tuners that are not a built-in part of a television set. The tuner is a separate element that is connected to a cathode ray picture tube at some point, but the tuner is not an integral part of the monitor. For example, TV tuners may be fabricated on circuit boards and then installed in personal computer (PC) systems, thereby allowing the PC to function as a television set. These tuners convert a radio frequency television signal into a baseband (or low frequency) video signal which can then be passed on to other elements in the PC for video processing applications.

The circuit component that performs the RF-to-IF conversion typically comprises one or two integrated circuits and numerous discrete elements—inductors, capacitors and/or transistors. The IF-to-baseband conversion typically includes another integrated circuit, several filter elements, such as ceramic filters and SAW filters, a series of tuning and control elements, such as resistors and potentiometers, variable inductors and/or capacitors, and some other additional external components. Thus, the complexity of the tuner is fairly high and typically there may be between 100 and 200 elements on a circuit board. Furthermore, state-of-the-art TV tuners still require that each tuner be aligned by manual

tuning before leaving the factory. This manual tuning is one of the most expensive costs associated with the manufacturing process and an important factor in the cost of tuners.

Broadcast television tuners of the past have gone through an evolution over a period of more than 60 years. The earliest tuners utilized vacuum tube technology and required that the minimum number of vacuum tubes possible be used due to their cost, power consumption and dimensions. Therefore, passive components, such as resistors, capacitors, inductors and transformers, were used as much as possible in most designs. This style of design continued until about 1960 when TV tuner components, particularly vacuum tubes, began to be replaced by bipolar and MOS transistors. However, the active device count still defined the cost and size limits of TV tuners and active device count minimization continued.

In the early 1970's the integrated circuit became viable as an element in the television tuner and the design techniques were dramatically changed. Many functions of the tuner utilizing only one tube or transistor were being replaced with 4 to 20 individual transistors which could perform the same function with better precision, less space, less power, less heat generation and lower cost. The introduction of the integrated circuit was gradual, first encompassing only low frequency elements and then eventually high frequency active elements. Nonetheless, many passive elements external to the integrated circuits remained in TV tuner designs.

One advance, the SAW (surface acoustic wave) filter, made a significant change in that several manually tuned inductors and capacitors could be removed from the tuners and receive-filtering performance could be improved within a much smaller space and at reduced cost. However, the SAW filter, which is fabricated on a ceramic substrate, cannot be integrated on a silicon wafer with the rest of the active circuitry and must therefore remain a discrete component in the final design. The trend of the 1980's was to miniaturize all of the passive components and simplify their associated manual tuning at the factory. In recent years, TV tuners have been reduced in size from requiring fairly large enclosures, about 2"x5"x1", to much smaller enclosures, about 3/4"x2"x3/4". There is a high premium placed on small size because TV tuners are being used in smaller and smaller computers, television sets and VCRs. As the equipment in which tuners are used becomes smaller, the size of the TV tuner must decrease also.

As the size of the tuner goes down, and as tuners are used in a wider variety of devices, cost becomes more critical and must be reduced as much as possible in order not to represent a large portion of the final product cost. When a tuner is used in a television set, the tuner size is less critical because the television set inherently has a large mass. But when a tuner is used in other electronic equipment, space becomes a premium and the footprint of the tuner becomes critical.

Accordingly, it is one object of the invention to provide a TV tuner which has a relatively low cost and a small footprint for use on a printed circuit board.

It is another object of the present invention to provide a TV tuner that meets or exceeds the performance of state-of-the-art TV tuners while at the same time reducing the number of external components needed, thereby decreasing the complexity of the printed circuit board and the amount of circuit board area needed by the TV tuner.

It is the further object of the present invention to allow for computer control of the TV tuner by a serial bus so that the TV tuner may be controlled by a microcontroller imbedded in the television set, personal computer, or other video device.

It is the further object of the present invention to provide a TV tuner with computer-controlled output impedance characteristics to accommodate different load specifications.

SUMMARY OF THE INVENTION

These and other problems have been solved by a television tuner that receives a broad band of RF signals and converts a desired RF television channel to an IF signal having a picture carrier at 45.75 MHz. To accomplish this, an architecture was chosen to perform an up-conversion of the RF input signal to a higher internal frequency, which allows the present invention to have minimal filtering on the input stages of the receiver. The present invention is therefore able to operate without variable-tuned input filtering. This eliminates the need for precisely controlled variable tuned filters which must be mechanically aligned during manufacture and are subject to variation in performance due to age, temperature, humidity, vibration and power supply performance. This was a critical drawback of previous tuners that had to be eliminated because it is a source of tremendous error and distortion, as well as complexity.

The present invention allows a wide band of frequencies to enter the front end of the tuner circuit without removing frequencies in an input band pass tracking filter. An input filter allows RF signals, typically in the range from 55–806 MHz, to enter the circuit while rejecting high frequency signals above the television band. The input signal then passes through a low noise amplifier that controls the input signal level. Following the input filter and amplifier, the RF signal is converted to an IF signal in a dual mixer conversion circuit. The conversion circuit generally up-converts the RF to a first IF signal and then down-converts the first IF signal to a second IF signal having a 45.75 MHz picture carrier.

It is advantageous to have the up-conversion performed on-chip to avoid drive capability problems associated with high frequency signals and noise coupling problems resulting from integrated circuit external interconnections. Following the up-conversion, a first IF band pass filter performs coarse channel selection. The present invention next performs a down-conversion on the output of the first IF filter. The down-conversion may be accomplished by an image rejection mixing scheme that provides for a higher level of image rejection than that provided solely by the first IF filter. The use of an image rejection mixer for down-converting the first IF signal is optional depending upon the characteristics of the first IF filter and its ability to reject unwanted signals.

The present invention advantageously utilizes much less board space than previous designs (on the order of 5% to 10% of the prior art designs) and has the potential to dissipate less power. The present invention also advantageously operates on a single voltage level, as opposed to two or three levels for previous designs.

A further technical advantage of the present invention is that the need for a metal enclosure is reduced. Integration, by itself, allows for sufficient shielding to meet interference standards. The monolithic television (MTV) tuner embodied in the present invention is intended to replace the TV tuner modules presently used in most broadcast television receiver devices. The level of integration of the present invention dramatically reduces the cost of the basic TV tuner and enhances its manufacturability and reliability. The TV tuner of the present invention is controlled externally by a computer or controller via a digital serial bus interface, such as the (I²C) bus defined by Philips Electronics N. V. A preferred embodiment of the present invention provides an antenna input capable of being connected directly to a standard

coaxial cable, thereby allowing both antenna and cable television applications.

A preferred embodiment of the present invention is designed to operate on frequencies used for both over-the-air broadcasts and cable television with National Television Standards Committee (NTSC) encoded video. Receiver sensitivity is set to be limited by the antenna noise temperature for VHF systems. The present invention also employs a wide-range automatic gain control (AGC).

For analog television signals, the baseband video output of the present invention is leveled, or has minimal variation in video amplitude with respect to antenna RF signal level. Audio output is broadband composite to allow connection to an external MTS decoder.

Control is accomplished via a digital service bus interface. The bias and control circuits in a preferred embodiment of the present invention contain internal registers which can be updated via the control bus in response to changes in operating frequency, transmission standards such as NTSC, PAL, SECAM and MTS, power, and test modes. Status of the bias and control circuits can be checked via a status register accessible through the I²C bus interface. Status data include AFC error, channel lock and received signal strength indicator.

The operating frequency of the present invention is referenced to an external crystal or reference frequency generator. A minimum of external components are used in one embodiment of the present invention to reduce the need for tuning of any components.

The present invention may be implemented in Bipolar, BiCMOS, or CMOS processes. However, a preferred embodiment of the present invention employs a BiCMOS process to reduce the difficulty in developing the design by allowing maximum flexibility.

In the preferred embodiment, the present invention would be constructed entirely on a single integrated substrate. However, design, manufacturing and cost considerations may require that certain elements be embodied as discrete off-chip devices.

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the integrated television tuner that follows may be better understood. Additional features and advantages of the monolithic television tuner will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a detailed block diagram of the present invention;

FIG. 2 shows the multiple phase lock loop circuit for creating the LO reference signals;

FIG. 3 is a detailed diagram of the phase lock loop circuit, and

FIG. 4 is a detailed block diagram of a state-of-the-art television tuner found in the prior art;

DESCRIPTION OF THE PRIOR ART

Before discussing the monolithic television tuner of the present invention, it will be useful to discuss a state-of-the-art television tuner found in the prior art.

While there have been theoretical proposals to integrate TV tuners in a single microcircuit, none are known to have been implemented. The next best definition of the known prior art, then, is a highly miniaturized, but not fully integrated, tuner as shown in FIG. 4.

FIG. 4 depicts a functional electrical block diagram of a present state-of-the-art TV tuner configuration. Television tuner 400 is constructed in a single metallically shielded assembly containing a printed circuit board on which all of the associated tuner components are mounted and electrically connected. TV tuner 400 is designed to be a module mounted on other printed circuit boards to allow for direct connection of the input and output signals to their appropriate terminations within the television receiving system. The metal shield is used to keep undesired external signals from interfering with the operation of the TV tuner 400 and to prevent TV tuner 400 from radiating signals that interfere with the operation of external devices.

Prior art television tuner 400 is comprised of three integrated circuits: preamplifier and mixer 405, IF and baseband signal processor 410 and frequency synthesizer and Inter Integrated Circuit (IIC or I²C) bus interface 415. Television tuner 400 is also comprised of a plurality of discrete components, including bandpass and image reject notch filter 404, bandpass and image reject notch filter 412, surface acoustic wave (SAW) filter 416, video carrier filter 424, and audio carrier phase shifter 460.

Television tuner 400 receives a standard television RF signal from either antenna 402 or a cable system connection (not shown) through bandpass and image reject notch filter 404. Bandpass and image reject notch filter 404 limits the signals entering TV tuner 400 so that a minimum number of undesired signals exist in TV tuner 400. Filter 404 therefore limits the image response caused by the first mixer, described later. Filter 404 also attenuates signals not in a fairly narrow (100 MHz) range about the desired signal. Finally, known interference signals, such as FM broadcast, shortwave service signals, signals in the intermediate frequency band and Citizen Band radio signals, are specifically rejected by filter 404.

Preamplifier 406 of preamplifier and mixer 405 receives the output of bandpass and image reject notch filter 404 and raises the signal level (10 dB) with minimum increase in the noise level (typically 8-10 dB). The gain of preamplifier 406 is controlled by automatic gain control (AGC) 438, so that when a very strong signal enters TV tuner 400, overall gain is reduced, resulting in less distortion in the preamplifier than without the gain reduction.

The output of preamplifier 406 is sent to bandpass and image reject notch filter 412, with the same basic requirement of minimizing the passage of potential interference signals. Filter 412 is external to preamplifier and mixer 405 and is comprised of a plurality of discrete elements, including capacitors, inductors and varactor diodes.

The output of bandpass and image reject notch filter 412 is then sent back to mixer 408 in preamplifier and mixer 405. Mixer 408 mixes the output of filter 412 with the output of a local oscillator, frequency synthesizer 442, which has a frequency chosen to be higher than the desired receiver

carrier by 45.75 MHz. Thus, the output of mixer 408 is 45.75 MHz. There also is an image signal due to mixer 408 at 91.5 MHz above the input frequency, which is removed by filter 404 and filter 412. Therefore, as the frequency of frequency synthesizer 442 is tuned to receive signals of different carrier frequencies, the bandpass and image reject filters 404 and 412 must also be tuned to properly pass only the desired signals and not the mixer images.

Frequency synthesizer 442 receives an input frequency reference signal (usually 16 bits) and outputs the status signals AUTOMATIC FREQUENCY CONTROL (AFC) ERROR and FREQUENCY (FREQ) LOCK. Additionally, a tuning signal which is used by the voltage controlled oscillator (VCO) in frequency synthesizer 442 is output from frequency synthesizer 442 to bandpass and image reject notch filters 404 and 412. A local oscillator signal is output from frequency synthesizer 442 to mixer 408.

The 45.75 MHz output signal of mixer 408 then passes through SAW (surface acoustic wave) filter 416, which limits the bandwidth of the signal to only one (1) channel (6 MHz for NTSC standard) and applies a linear attenuation in frequency known as the Nyquist slope around the visual carrier frequency. The linear attenuation by SAW filter 416 converts the signal from a vestigial sideband signal to one which is equivalent to a single sideband with a carrier, so that the frequency response of the signal after demodulation is flat over the video bandwidth. SAW filter 416 is very "lossy" (on the order of 25 dB), so the input to SAW filter 416 is amplified by a preamplifier (not shown) by a corresponding amount to minimize noise effects.

The output of SAW filter 416 is input to intermediate frequency (IF) amplifier 420 in IF and baseband signal processor 410. IF amplifier 420 provides most of the overall gain of TV tuner 400 and receives gain control from AGC 448.

The output of IF amplifier 420 is sent to video detector 422 and is also sent off-chip to external video carrier filter 424. This is the stage at which video demodulation is performed. Video detector 422 is essentially a mixer with the local oscillator input connected to the output of video carrier filter 424 through carrier amplitude limiter 426. The output of the carrier limiter 426 is an in-phase representation of the video carrier signal without any modulation applied to it. The output of carrier limiter 426 is received by video detector 422, which mixes the output of carrier limiter 426 with the output of IF amplifier 420.

AFC frequency discriminator 440 is used in the prior art device to detect the difference between the carrier frequency contained in the output of carrier limiter 426 and a known valid carrier frequency reference. The output signal on the output of AFC frequency discriminator 440 is an error signal which is used to drive frequency synthesizer 442 in a direction that will reduce the error between the output of carrier limiter 426 and the known valid carrier frequency reference. The output of the video detector 422 is a baseband video signal combined with several high frequency mixing artifacts. These artifacts are removed by a video baseband filter 430. The output of video baseband filter 430 is fed to synchronization pulse clamp (sync clamp) 432, which sets the level of the sync pulses to a standard level.

Next, the output of sync clamp 432 is sent to noise inverter 434, which removes large noise spikes from the signal. The output of noise inverter 434 is sent to video buffer 436, which is configured to drive fairly high circuit board impedances of approximately 1000 to 2000 ohms.

The output of noise inverter 434 is also sent to AGC (automatic gain control) 438, which compares the level of

the synchronization pulses to the signal blanking level to measure the incoming signal strength and generates a gain control signal which is used by IF amplifier 420 and RF preamplifier 406 to dynamically adjust the gain of the TV tuner 400 for the correct level at the final output.

The audio signal is an FM signal which follows the same path as the video through video detector 422. At the output of video detector 422, the audio signal appears as a subcarrier at 4.5 MHz, due to the fact that the audio signal comes into prior art TV tuner 400 4.5 MHz higher in frequency than the desired video carrier. The audio subcarrier is passed on to an FM quadrature demodulator. The FM quadrature demodulator is comprised of a mixer, audio second detector 450, and a 90 degree (at 4.5 MHz) phase shifter, audio carrier phase shifter 460. The output of the audio second detector 450 is a baseband audio signal, which is filtered by lowpass (30 kHz) filter 452 to remove any undesired high frequency components. The output of lowpass filter 452 is finally passed on to audio buffer 454, which drives an audio amplifier that ultimately drives a speaker. Serial digital interface 444 receives SERIAL DATA and SERIAL CLOCK inputs to provide control and update status for the prior art television receiver.

Baseband and image reject notch filters 404 and 412 are typically comprised of a plurality of capacitors, inductors and varactor diodes. Video carrier filter 424 is usually comprised of three discrete elements: an inductor and two capacitors. Likewise, audio carrier phase shifter 460 is also comprised of an inductor and two capacitors. In addition to the circuit elements shown as discrete components outside of circuit elements 405, 410 and 415 in FIG. 4, other discrete components (not shown) are connected to IF and baseband signal processor 410 and frequency synthesizer 442 for tuning purposes. Frequency synthesizer 442 is typically tuned by several external capacitors, inductors and/or varactor diodes. Video buffer 436 and audio buffer 454 will also typically employ external discrete elements, such as resistors, capacitors and/or transistors. Video baseband filter 430 and low pass filter 452 may also employ external inductors and capacitors.

DETAILED DESCRIPTION OF THE INVENTION

Turning now to FIG. 1, the preferred embodiment of the present invention is shown as broadband television tuner 10. The operation of the IF signal processing components of tuner 10 is further disclosed in the above-referenced co-pending applications entitled DUAL MODE TUNER FOR CO-EXISTING DIGITAL AND ANALOG TELEVISION SIGNALS, and INTERFERENCE-FREE BROADBAND TELEVISION TUNER and BROADBAND FREQUENCY SYNTHESIZER. RF signals are received in tuner 10 through input filter 101 which has a high dynamic range and good linearity across the television frequency band. Filter 101 operates to attenuate signals above an input cutoff frequency corresponding to the highest frequency in the television band. As distinguished from the prior art, filter 10 is not a narrow band pass tracking filter which attenuates most television channels from the received signal. Instead, filter 101 passes all channels in the television band.

Following filter 101, the RF signal passes through delayed AGC amplifier 102 which operates in conjunction with IF AGC amplifier 116 to control the overall signal level in tuner 10. Amplifier 102 may be a variable gain amplifier or a variable gain attenuator in series with a fixed gain amplifier. The preferred embodiment of amplifier 102 comprises a low

noise amplifier (LNA) with a high linearity that is sufficient to pass the entire television band. Amplifier 102 functions to control high input signal levels in the received RF signal. Tuner 10 is capable of receiving signals from a variety of sources, such as an antenna or a cable television line. The cable television signals may have a signal strength of +15 dBmV and may comprise 100 cable channels. Amplifier 102 regulates the varying signal levels in this broad band of received channels.

Mixer 103 receives inputs from amplifier 102 and local oscillator 104. A first IF signal is generated in mixer 103 and provided to first IF filter 109. Filter 109 is a band pass filter that provides coarse channel selection in tuner 10. As a matter of design choice, filter 109 may be constructed on the same integrated circuit substrate as mixers 103 and 110 or filter 109 may be a discrete off-chip device. Filter 109 selects a narrow band of channels or even a single channel from the television signals in the first IF signal.

Following IF filter 109, mixer 110 mixes the first IF signal with a second local oscillator signal from local oscillator 111 to generate a second IF signal. Mixer 110 may be an image rejection mixer, if necessary, to reject unwanted image signals. The characteristics of first IF filter 109 will determine whether mixer 110 must provide image rejection. If the image frequencies of the desired channel are adequately attenuated by first IF filter 109, then mixer 110 may be a standard mixer.

Local oscillators 104 and 111 are controlled by tuning phase locked loop circuit 105. In the preferred embodiment, the local oscillator frequencies are selected so that the picture carrier of a particular channel in the RF signal will appear at 45.75 MHz in the second IF signal. However, it will be understood that the present invention is not limited to specific IF or LO frequencies. Tuning PLL circuit 105 receives reference signals from reference oscillator 106 which is driven by 5.25 MHz crystal 107. I²C 108 provides control inputs and monitors the status of tuner 10 and tuning PLL circuit 105.

In operation, the front end of tuner 10 receives the entire television band through filter 101 and amplifier 102. Following mixer 103, the RF input is converted so that a selected channel in the RF signal appears at a first IF frequency that is selected to pass through filter 109. The first IF frequency is then converted to a second IF frequency of 45.75 MHz at the output of mixer 110. The frequencies of the first and second local oscillator signals will vary depending upon the specific channel in the RF signal that is desired. In the preferred embodiment, the first local oscillator frequency is selected so that mixer 103 performs an up-conversion of the RF signal. Following filter 109, the first IF signal is then down-converted to 45.75 MHz in mixer 110.

Following mixer 110, the second IF signal is further processed by either digital or analog circuits. Second IF filter 113 may be constructed on the same integrated circuit substrate as the other elements of tuner circuit 10 or it may be a discrete off-chip device. When second IF filter 113 is a discrete off-chip element, then amplifiers 112 and 114 are used to provide proper impedances for filter 113 as well as to provide gain to maintain system noise performance. After amplifier 114, the signal either remains on-chip for further processing or it can be provided to an off-chip device, such as a decoder (not shown), through buffer 115.

If the signal is processed on-chip, then the second IF signal passes through IF AGC amplifier 116 which operates in conjunction with delayed AGC amplifier 102 to control

the overall tuner gain. One output of amplifier 116 is provided to coherent oscillator (COHO) circuit 118. COHO 118 generates two reference signals, one that is in-phase with the 45.75 MHz second IF signal and another that is 90° out-of-phase with the second IF signal. A third output from COHO 118 is provided to frequency discriminator 120 which monitors the frequency of the signal that is processed in COHO 118 and generates a tuning error signal for 12C control 108.

AGC amplifier 116 also drives video detector 121 and audio detector 122. Video detector 121 mixes the second IF signal with the in-phase reference signal from COHO 118. AGC circuit 127 monitors the output of video detector 121 and adjusts the gain of amplifiers 102 and 116 in order to control the overall tuner gain. If an off-chip decoder is connected to tuner 10 through buffer 115, then the decoder can control the signal gain by providing an input directly to AGC 127.

The signal from video detector 121 passes through sound trap 124 which removes the audio carrier from the signal. The output of sound trap 124 drives noise clipping circuit 125 which removes large noise spikes which may be present in the video signal. Finally, a composite video signal is provided through buffer 126.

Audio detector 122 mixes the second IF signal with the 90° out-of-phase or quadrature signal from COHO 118. The output signal from audio detector 122 will contain an audio carrier at 4.5 MHz and a chroma carrier at approximately 3.6 MHz. Chroma reject filter 129 is a high pass filter that removes the picture and chroma carriers from the output of audio detector 122. The remaining audio signal is then mixed with a 5.25 MHz reference signal in mixer 130 to create a 750 KHz output. Sound filter 131 is a band pass filter that further filters the 750 KHz audio signal. FM demodulator 132 is a delay line type of demodulator which creates a standard composite audio signal from the 750 KHz FM audio signal. This audio signal is then provided as the composite audio signal through buffer 133.

In an alternative embodiment of the present invention, a plurality of tuners 10 are placed on a single integrated substrate and a single RF input drives the plurality of tuners 10. This allows a single integrated device to concurrently provide different television channels through the output of each tuner. This embodiment could be used to drive a "picture-in-a-picture" display or any other display format that requires multiple tuners. In another alternative embodiment, the plurality of tuners on a single substrate are coupled to independent RF signal sources and provide independent television signals.

The present invention can be used in applications other than a conventional television receiver. Tuner 10 can be embodied as part of an "add-in" board or a component of a personal computer. This allows a user to receive and view television signals on the computer's display. The user could also record or capture television programs directly to the computer's memory. The computer could then be used to replay recorded programs or to manipulate or alter selected frames or segments of the captured video and audio signal, or the computer may capture data which may have been imbedded in the video signal.

Furthermore, the present invention will be understood to not be limited to an integrated substrate. Prior art tuners require the use of a narrow-band, tunable filter to eliminate undesired channels from the receiver. The present invention is distinguished over the prior art by allowing all frequencies in a desired band to enter the front-end of tuner 10 and by removing undesired channels through filtering of the IF signal.

FIG. 2 shows multiple phase locked loop (PLL) circuits which are used to drive voltage controlled oscillators (VCOs) in order to generate the LO signals for a dual mixer conversion circuit.

Conversion circuit 20 has dual mixers 202 and 204 which receive LO signals LO1 and LO2 on lines A and B from local oscillator circuit 20.

In a television system, signals representing individual channels are assigned to specific frequencies in a defined frequency band. For example, in the United States, television signals are generally transmitted in a band from 55 MHz to 806 MHz. The received RF signals pass through a front-end filter 200. In the prior art, filter 200 usually was a bandpass tracking filter that allowed only a narrow range of frequencies to pass. In the preferred embodiment, filter 200 is a low pass filter that is designed to remove all frequencies above an input cutoff frequency. The input cutoff frequency is chosen to be higher than the frequencies of the channels in the television band. The output of filter 200 then passes through amplifier 201 to adjust the signal level that is provided to mixer 202. When conversion circuit 20 is used in a receiver circuit, amplifier 201 may be an automatic gain control (AGC) amplifier that is adjusted to maintain an overall receiver gain. Following amplifier 201, the RF signal is provided to mixer 202 where it is mixed with a local oscillator signal LO1 from local oscillator circuit 30. The output of mixer 202 is first intermediate frequency signal IF1. Typically, the frequency of LO1 is variable and will be selected based upon the channel in the RF signal that is being tuned. LO1 is selected so that mixing of LO1 and RF in mixer 202 generates an IF1 signal either at a specified frequency or within a narrow range of frequencies.

Following mixer 202, IF filter 203 is a band pass filter that is used to remove unwanted frequencies and spurious signals from the IF1 signal. The band of frequencies that are passed by filter 203 is a matter of design choice depending upon the IF1 frequency selected in each particular conversion circuit. In the preferred embodiment, IF filter 203 is centered at 1090 MHz and has a 14 MHz pass band. This allows the selected IF1 frequency to vary within 1083-1097 MHz. Mixer 204 receives both the filtered IF1 signal from filter 203 and a second local oscillator signal (LO2) from oscillator circuit 20. These signals are mixed to generate a second intermediate frequency (IF2) at the output of mixer 204. In the preferred embodiment, mixer 204 is an image rejection mixer that rejects image frequencies from the IF2 signal. LO2 may be a variable or fixed frequency depending upon whether IF1 is at a fixed frequency or if it varies over a range of frequencies. In either case, the frequency of LO2 is selected to generate a fixed frequency IF2 signal. The IF2 signal is provided through amplifier/buffer 205 to additional processing circuitry (not shown) to generate either digital or analog television signals. In the preferred embodiment, the frequency of IF2 is selected to be 45.75 MHz.

An additional consideration when using a dual mixer conversion circuit in a television receiver is the relationship of the picture, chroma and audio carriers in an analog television signal. This is discussed in the above-referenced applications.

For analog television signals, it is desirable to choose a combination of LO1 and LO2 so that the relationship between the picture, chroma and audio carriers is always the same in the IF2 signal. When the IF2 signal is further processed after amplifier 205, it may be a consideration that the analog processing circuits are able to find the chroma and audio carriers in the same place, either above or below the

picture carrier, for every channel. In the preferred embodiment, L01 and L02 are selected so that the IF2 spectral relationship is the inverse of the RF spectral relationship. That is, the picture carrier is converted from an RF signal of 55–806 MHz to an IF2 signal at 45.75 MHz with the audio carrier 4.5 MHz below the picture carrier and the chroma carrier 3.6 MHz below the picture carrier.

The audio and chroma carriers are below the picture carrier frequency. This is accomplished by using the lower L02 frequency (1041 MHz) with the higher L01 frequency (1160.25 MHz) or using the higher L02 frequency (1137.5 MHz) with the lower L01 frequency (1018.5 MHz).

L01 is generated in local oscillator circuit 30 (FIG. 3) by PLL1 31 and L02 is generated by PLL2 32. PLL3 33 and PLL4 34 provide reference inputs to PLL2 32. I2C 320 controls local oscillator circuit 30 and causes PLL1–4 31–34 to select the correct L00 and L02 frequencies. Local oscillator circuit 30 receives reference signals from oscillator 222 and reference frequency generator 223. Oscillator 222 provides a 5.25 MHz output based on crystal 221. Frequency generator 223 divides the 5.25 MHz signal from oscillator 222 to generate additional reference signals at other frequencies.

Local oscillator circuit 30 and PLL1–4 31–34 are shown in greater detail in FIG. 3. PLL1 31 provides the first local oscillator signal (L01) to mixer 302. PLL2 32, PLL3 33 and PLL4 34 cooperate to provide the second local oscillator signal (L02) to mixer 204. PLL1 31 receives a 5.25 MHz reference signal at phase comparator 305. The output of phase comparator 905 feeds loop amplifier 302 which, in turn, provides the input for VCO1 901. There are two outputs from VCO1 301. One output provides the L01 signal to mixer 202 over line A. The other output goes into a divider network comprised of +8/+9 circuit 303 and +N circuit 304. Divider circuits 303 and 304 divide the output of VCO1 301 down to a signal having a frequency of 5.25 MHz. This divided-down signal is compared with the 5.25 MHz reference signal in phase comparator 305 to complete the phase locked loop.

The output of VCO1 31 is variable between 1145–1900 MHz on the high side and 572–1033 MHz on the low side. Frequencies below 572 MHz are not used in L01 to minimize the introduction of interference frequencies into the conversion circuit. L01 is chosen from within these ranges so that IF1 signal is within the 1090 MHz \pm 7 MHz pass band of filter 303. The 5.25 MHz reference signal creates an output stepsize of 5.25 MHz in L01 which is utilized for coarse tuning in conversion circuit 10. In the preferred embodiment, PLL1 31 has a bandwidth on the order of 500 KHz. A wide bandwidth is preferable to get good close-in phase noise characteristics.

Fine tuning (for example to the exact desired channel) is accomplished by L02 which is produced by the operation of 3 phase lock loops PLL2 32, PLL3 33 and PLL4 34. PLL4 34 has the same basic configuration as PLL1 31. It has reference signal of 2.625 MHz which is input to phase comparator 335. The output of phase comparator 335 drives loop amplifier 332 which in turn drives VCO4 331. The output of VCO4 331 has frequency range of 220–440 MHz with a 2.625 MHz stepsize and is provided to two divider circuits. One output of VCO4 331 goes to a divider network comprised of +6/+7 circuit 933 and +N circuit 334. The effect of divider network 333 and 334 is to divide the output signal of VCO4 330 back down to 2.625 MHz. This signal is then compared with the 2.625 MHz reference signal in phase comparator 335 to complete the phase locked loop.

The other output of VCO4 331 is provided to +42 circuit 330. The output of divider 330 is a signal with a frequency range of 5.25–10.5 MHz and having a 62.5 KHz stepsize. The output of divider 330 serves as a reference signal for PLL2 32.

In PLL3 33, a 5.25 MHz reference signal is input to phase detector 322. Phase detector 322 drives loop amplifier 321 which in turn drives VCO3 320. The output of VCO3 33 is divided back down to 5.25 MHz by +N circuit 323 and then fed back into phase detector 322 to complete the loop. The output of VCO3 33 is selectable between 1128.75 MHz and 1034.25 MHz. The selection between these two frequencies determines whether L02 is on the high side or the low side.

In PLL2 32, the signal from PLL4 34 is received by phase comparator 314 which in turn drives loop amplifier 313. The output of loop amplifier 313 controls VCO2 310. VCO2 310 provides the L02 signal for mixer 204 over line B. The L02 signal varies between 1134.75–1140.125 MHz on the high side and 1039.875–1045.125 MHz on the low side. Another output from VCO2 310 passes through buffer amplifier 311 and then drives image reject mixer 312. Mixer 312 receives its other input from PLL3 33. Since the signal from PLL3 33 is near the frequency of the L02 signal in VCO2 310, it is important that the reverse isolation between mixer 312 and VCO2 310 is good to prevent the PLL3 33 signal from passing into the L02 output of VCO2 310. The output of mixer 312 is provided to phase comparator 314 to complete the loop in PLL2 32.

In the preferred embodiment, the loop bandwidths of PLL2 32, PLL3 33 and PLL4 34 are all wide to provide good overall close-in phase noise. PLL2 32 and PLL3 33 have bandwidths of approximately 300–500 KHz. The bandwidth of PLL4 34 is approximately 200–300 KHz. These bandwidths give phase noise at 100 KHz that is satisfactory for most applications.

The architecture of the frequency synthesis system provides for several benefits with respect to the overall operation of the tuner system. These benefits are in providing a lower distortion detection means, immunity to injection locking, a frequency synthesis system that allows for wide bandwidth PLLs while preserving a small step size, and providing for a choice of reference frequency that is out-of-band and that can be directly used to down-convert the audio portion of the desired channel.

A wide loop bandwidth for L00 and L02 is preferred because this yields good close-in phase noise characteristics for these two signals. This is important because it allows the COHO to have a narrow loop bandwidth, which yields a lower distortion video detector. For example, certain content within the video signal, such as the horizontal sync signal at approximately 15 KHz, would be partially tracked by a wide band COHO leading to distortion in the detection process. If the bandwidth of the COHO is less than 15 KHz, then the COHO would not partially track the horizontal sync signal leading to a near distortion free detection process. In the prior art, the oscillators used for conversion to IF typically do not have good close-in phase noise characteristics, requiring a COHO with wide loop bandwidth to track out this noise. It is thus typical in the prior art to employ wider bandwidth COHO's, which have the undesirable trait of partially tracking strong signals in the video signal, such as horizontal sync, leading to distortion in the detection process.

It is generally known that the immunity of a phase locked loop to injection locking is determined by the product of the quality factor, Q, of the VCO and the loop bandwidth. For

the case of a VCO implemented on a single chip, it is typically difficult to realize high Qs. This conflicts with the integrated circuit implementation of a RF system with PLLs in that the other circuitry sharing the common substrate is a source of spurs that then may be passed on to the PLLs as output or lead to injection locking by the PLL. Since a high Q VCO is not feasible without external components, the benefit of a wide loop bandwidth of the PLL is more pronounced.

It is typical in the prior art to make the PLL reference frequency equal to the step size of the frequency synthesizer system. It is further typical of the prior art to employ a single loop frequency synthesizer to create the first LO in tuners. For example, if the step size of the system was 62.5 KHz, then the reference frequency to the single loop PLL would also be 62.5 KHz. It is highly desirable to suppress harmonics and spurs of the reference that are in band to a level below the noise floor of the VCO, requiring the loop bandwidth of the PLL to be less than the reference frequency. In the case where the reference is the step size, the loop bandwidth is rather narrow. Consequently, is a clear advantage of the frequency synthesizer described herein to provide both a small step size as well as a wide bandwidth for LO1 and LO2 providing for enhanced immunity to spurs as well as providing for a narrow bandwidth COHO.

A further advantage of the frequency synthesis system is that it can use a reference that is above the baseband frequencies. An example of such a frequency is 5.25 MHz. It should be noted that this 5.25 MHz reference is above the baseband signal of the system, thus avoiding in-band noise produced by the reference and its harmonics. A further advantage of this choice of reference is that it can be used directly by the audio subsystem to down convert the frequency modulated audio signal to a lower frequency usable by the sound filter and FM demodulator in the audio subsystem. This eliminates the need for a PLL to create this frequency.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.

What is claimed is:

1. A dual conversion IF tuner serving as the front end of a television receiver comprising:

- a low noise amplifier passing all channels in a received television band;
- a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal, wherein said first mixer output a first IF signal;
- a first IF filter coupled to said first mixer and providing coarse channel selection, wherein said first IF filter removes all channels outside a selected frequency band from said first IF signal;
- a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal;
- a second IF filter coupled to said second mixer and providing fine channel selection;
- an input filter coupled between a receiver input and said low noise amplifier, wherein said input filter removes all signals above an input cutoff frequency from received RF signals;
- a coherent oscillator circuit coupled to said second IF filter, wherein said coherent oscillator circuit generates an in-phase reference signal and a quadrature reference signal; and

a video detector having a first input coupled to said second IF filter and a second input coupled to said in-phase reference signal from said coherent oscillator.

2. The RF tuner of claim 1 further comprising:

- a sound trap coupled to said video detector;
- a noise clipping circuit coupled to said sound trap; and
- an analog output buffer coupled to said noise clipping circuit;

wherein said analog output buffer provides an away composite video signal.

3. A dual conversion RF tuner serving as the front end of a television receiver comprising:

- a low noise amplifier passing all channels in a received television band;
- a first mixer having a first input coupled to said low noise amplifier and a second input coupled to first local oscillator signal, wherein said first mixer outputs a first IF signal;

a first IF filter coupled to said first mixer and providing coarse channel selection, wherein said first IF filter removes all channels outside a selected frequency band from said first IF signal;

- a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal, wherein said second mixer outputs a second IF signal;

a second IF filter coupled to said second mixer and providing fine channel selection;

a coherent reference phase lock loop fed by said second IF signal for generating a reference signal; and

- a frequency synthesizer for generating said first and second local oscillator signals, said frequency synthesizer having a phase noise characteristic that allows said coherent reference phase lock loop to have a narrow loop bandwidth.

4. A dual conversion RF tuner serving as the front end of a television receiver comprising:

- a low noise amplifier passing all channels in a received television band;
- a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal, wherein said first mixer outputs a first IF signal;

a first IF filter coupled to said first mixer and providing coarse channel selection, wherein said first IF filter removes all channels outside a selected frequency band from said first IF signal;

- a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal; and

a second IF filter coupled to said second mixer and providing fine channel selection, wherein said first local oscillator signal provides coarse tuning with step size of greater than 4.5 MHz, and wherein said coarse tuning is provided by a single voltage controlled oscillator and a wideband phase lock loop providing a highly coherent reference signal suitable for up-converting.

5. The tuner of claim 4 wherein the phase lock loop reference signal is greater than 4.5 MHz.

6. A dual conversion RF tuner serving as the front end of a television receiver comprising:

- a low noise amplifier passing all channels in a received television band;

a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal, wherein said first mixer outputs a first IF signal;

a first IF filter coupled to said first mixer and providing coarse channel selection, wherein said first IF filter removes all channels outside a selected frequency band from said first IF signal;

a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal; and

a second IF filter coupled to said second mixer and providing fine channel selection, wherein said second local oscillator signal provides fine tuning with step size less than or equal to 100 KHz, and wherein said fine tuning is provided by 3 voltage controlled oscillators and wideband phase lock loops providing a highly coherent reference signal suitable for down-converting.

7. The tuner of claim 6 wherein said phase lock loops utilize two reference signals, one greater than 2.25 MHz and the other greater than 4.5 MHz.

8. A dual conversion RF tuner serving as the front end of a television receiver comprising:

a low noise amplifier passing all channels in a received television band;

a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal, wherein said first mixer outputs a first IF signal;

a first IF filter coupled to said first mixer and providing coarse channel selection, wherein said first IF filter removes all channels outside a selected frequency band from said first IF signal;

a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal;

a second IF filter coupled to said second mixer and providing fine channel selection;

an input filter coupled between a receiver input and said low noise amplifier, wherein said input filter removes all signals above all input cutoff frequency from received RF signals;

a coherent oscillator circuit coupled to said second IF filter, wherein said coherent oscillator circuit generates an in-phase reference signal and a quadrature reference signal; and

an audio detector having a first input coupled to said second IF filter and a second input coupled to said quadrature reference signal from said coherent oscillator.

9. The RF tuner of claim 8 further comprising:

a chroma reject filter coupled to said audio detector;

an audio down-converting mixer coupled to said chroma reject mixer;

a sound filter coupled to said audio mixer;

an FM demodulator coupled to said sound filter; and

an analog output buffer coupled to said FM demodulator; wherein said analog output buffer provides an analog composite audio signal.

10. The RF tuner of claim 9, wherein said low noise amplifier, said first mixer and said second mixer are physically located on the same integrated circuit substrate, and wherein said sound filter is not physically located on said integrated circuit substrate.

11. The RF tuner of claim 9, wherein said low noise amplifier, said first mixer, said second mixer and said sound filter are physically located on the same integrated circuit substrate.

12. A method of receiving RF signals comprising the steps of:

receiving RF signals comprising a plurality of channels; filtering said received RF signals, thereby removing all signals above an input cutoff frequency from said RF signals;

amplifying said received RF signals in a low noise amplifier;

converting said RF signals to first IF signals comprising substantially all of said plurality of channels;

filtering said first IF signals to remove channels having frequencies outside of a selected band;

converting the filtered first IF signals to second IF signals, wherein said converting said filtered first IF signals to second IF signals further comprises rejecting image signals turn said second IF signals; and

filtering said second IF signals so that only one channel remains in said second IF signals, wherein said converting steps and said amplifying steps are performed on a single integrate circuit substrate, and wherein said filtering said received RF signals step is not performed on said single integrated circuit substrate.

13. The method of claim 12 wherein said second IF signal have a picture carrier at 45.75 MHz.

14. The method of claim 12 further including the steps of: duplicating said receiving, RF converting, first IF filtering, IF converting, and second IF filtering steps for a plurality of different selected ones of said channels.

15. The method of claim 14 wherein said duplicated converting steps are performed on a single integrate circuit substrate.

16. The method of receiving RF signals of claim 15 filter comprising:

generating a first local oscillator signal for use in said converting said RF signals to first IF signals; and

generating a second local oscillator signal for use in said converting said first IF signals to second IF signals, wherein said generating steps are duplicated for said plurality of different selected ones of said channels, and wherein said generating steps are performed on said single integrated circuit substrate.

17. The method of receiving RF signals of claim 16 further comprising receiving digital serial bus control signals for use in controlling said generating steps, wherein said receiving digital serial bus control signals step is performed on said single integrated circuit substrate.

18. The method of receiving RF signals of claim 15 wherein said duplicated filtering steps are not performed on said single integrated circuit substrate.

19. The method of receiving RF signals of claim 18 further comprising:

generating a first local oscillator signal for use in said convert said RF signals to first IF signals; and

generating a second local oscillator of signal for use in said converting said first IF signals to second IF signals, wherein said generating steps are duplicated for said plurality of different selected ones of said channels, and wherein said generate steps are performed on said single integrated circuit substrate.

20. The method of receiving RF signals of claim 9 further comprising receiving digital serial bus control signal for use

in controlling said generating steps, wherein said receiving digital serial bus control signals step is performed on said single integrated circuit substrate.

21. The method of receiving RF signals of claim 12, wherein said selected band includes all of the channels available to said television receiver.

22. The method of receiving RF signals of claim 12 wherein said selected band is at least 55 MHz to 806 MHz.

23. The method of receiving RF signals of claim 12 further comprising:

generating a first local oscillator signal for use in said

converting said RF signals to first IF signals; and

generating a second local oscillator signal for use in said converting said first IF signals to second IF signals, wherein said generating steps are performed on said single integrated circuit substrate.

24. The method of receiving RF signals of claim 23 further comprising receiving digital serial bus control signals for use in controlling said generating steps, wherein said receiving digital serial bus control signals step is performed on said single integrated circuit substrate.

25. The method of receiving RF signals of claim 12 wherein said filtering said IF signals steps are not performed on said single integrated circuit substrate.

26. The method of receiving RF signals of claim 25 further comprising:

generating a first local oscillator signal for use in said

converting said RF signals to first IF signals; and

generating a second local oscillator signal for use in said converting said first IF signals to second IF signals, wherein said generating steps are performed on said single integrated circuit substrate.

27. The method of receiving RF signals of claim 26 further comprising receiving digital serial bus control signals for use in controlling said generating steps, wherein said receiving digital serial bus control signals step is performed on said single integrated circuit substrate.

28. The method of receiving RF signals of claim 12 wherein only one of said filtering said IF signals steps is not performed on said single integrated circuit substrate.

29. A method of receiving RF signals comprising the steps of:

receiving RF signals comprising a plurality of channels; filtering said received RF signals, thereby removing all signals above an input cutoff frequency from said RF signals;

amplifying said received RF signals in a low noise amplifier;

converting said amplified RF signals to first IF signals comprising substantially all of said plurality of channels;

filtering said first IF signals to remove channels having frequencies outside of a selected band;

converting the filtered first IF signals to second IF signals, wherein said converting said filtered first IF signals to second IF signals further comprises rejecting image signals from said second IF signal;

filtering said second IF signals so that only one channel remains in said second IF

generating a first reference signal from said second IF signal, wherein said first reference signal is in-phase with said second IF signals; and

generating a second reference signal from said second IF signals, wherein said second reference signal is 90° out-of-phase with said second IF signals.

30. The method of claim 29 further comprising the steps of:

generating an analog composite video signal from said first reference signal and said second IF signals; and

generating an analog composite audio signal from said second reference signal and said second IF signals.

31. A receiver comprising one or more of dual conversion RF tuners, wherein each of said RF tuners comprises:

a low noise amplifier receiving RF signals and passing all channels in said received RF signals;

a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal;

a first IF filter coupled to said first mixer and providing coarse channel selection;

a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal; and

a second IF filter coupled to said second mixer and providing fine channel selection, wherein said first and second local oscillator signals are provided by a plurality of phase lock loops, wherein a first phase lock loop accepts a reference signal which is out of the bandwidth of a selected channel, said phase lock loops having low phase noise and a step size resolution smaller than the loop bandwidth of the individual phase lock loops, wherein said phase lock loops operate from input reference signals, some of which are outside or said bandwidth, and at least one of which is within said bandwidth, and wherein said one within said bandwidth is isolated from said output reference signal.

32. The receiver of claim 31 wherein each of said tuners are coupled to a single RF signal source.

33. The receiver of claim 32 wherein each of said tuners generates an IF signal, and wherein each said IF signal generated by said each of said tuners comprises a different channel in said RF signals.

34. The receiver of claim 31 wherein a first one of said phase lock loops provides coarse frequency resolution under control of said out of band input reference signal and wherein the step size of said coarse resolution is equal to said out of band input reference signal.

35. The receiver of claim 34 wherein a second set of phase lock loops provides fine frequency resolution under control of a combination of said out of band input reference signals and said isolated in band input reference signals.

36. The receiver of claim 31 constructed as a monolithic circuit.

37. The receiver of claim 36 wherein said coarse tuning is provided by a single VCO and wide band PLL providing a highly coherent reference signal suitable for up-converting said signal of said first format and for said signal of said second format.

38. The receiver of claim 4 wherein the PLL reference signal is greater than 4.5 MHz.

39. The receiver of claim 36 wherein said second local oscillator signal provides fine tuning with step size less than or equal to 100 KHz.

40. The receiver of claim 39 wherein said fine tuning is provided by three VCOs and wideband PLLs providing a highly coherent reference signal suitable for down-converting said signal.

41. The receiver of claim 40 wherein said PLLs utilize two reference signals, one greater than 2.25 MHz and the other greater than 4.6 MHz.

42. The receiver of claim 36 wherein said second local oscillator signals provides fine tuning with step size less than or equal to 200 KHz.

19

43. The receiver of claim 31 further including:

a plurality of other identical receivers all constructed on a single substrate.

44. The receiver of claim 31 wherein said receiver comprises a plurality of said RF tuners substantially on a single substrate.

45. The receiver of claim 44 wherein said amplifier and said first and second mixers of said plurality of RF tuners are physically located on the same integrated circuit substrate.

46. The receiver of claim 45 wherein said first and second IF filters of said plurality of RF tuners are physically located on said integrated circuit substrate.

47. The receiver of claim 45 wherein said first and second IF filters of said plurality of RF tuners are not physically located on said integrated circuit substrate.

48. The receiver of claim 47 further comprising a frequency synthesizers for generating said first and second local oscillator signals for each of said plurality of RF tuners, wherein said frequency synthesizers are physically located on said integrated circuit substrate.

49. The receiver of claim 48 further comprising a digital serial bus interface for receiving control signals for said RF tuner, wherein said digital serial bus interface is physically located on said integrated circuit substrate.

50. The receiver of claim 31 wherein said all channels are at least all of the channels within the bandwidth of 55 MHZ to 806 MHZ.

51. The receiver of claim 31 wherein said amplifier and said first and second mixers are physically located on the same integrated circuit substrate.

52. The receiver of claim 51 wherein said first and second IF filters are physically located on said integrated circuit substrate.

53. The receiver of claim 51 wherein said first and second IF filters are not physically located on said integrated circuit substrate.

20

54. The receiver of claim 53 further comprising a frequency synthesizer for generating said first and second local oscillator signals, wherein said frequency synthesizer is physically located on said integrated circuit substrate.

55. The receiver of claim 54 further comprising a digital serial bus interface for receiving control signals for said receiver, wherein said digital serial bus interface is physically located on said integrated circuit substrate.

56. The receiver of claim 51 wherein only one of said first and second IF filters is physically located on said integrated circuit substrate.

57. A dual conversion RF tuner serving as the front end of a television receiver comprising:

a low noise amplifier passing all channels in a received television band;

a first mixer having a first input coupled to said low noise amplifier and a second input coupled to a first local oscillator signal, wherein said first mixer outputs a first IF signal;

a first IF filter coupled to said first mixer and providing coarse channel selection, wherein, said first IF filter removes all channels outside a selected frequency band from said first IF signal;

a second mixer having a first input coupled to said first IF filter and a second input coupled to a second local oscillator signal; and

a second IF filter coupled to said second mixer and providing fine channel selection, wherein said low noise amplifier, said first mixer and said second mixer are physically located on the same integrated circuit substrate, and wherein only one of said first and second IF filters is physically located on said integrated circuit substrate.

* * * * *



US007196737B1

(12) United States Patent
Fulga et al.**(10) Patent No.: US 7,196,737 B1**
(45) Date of Patent: Mar. 27, 2007**(54) METHOD OF USING CONTROL LOOPS IN A BROADBAND CABLE TUNER****(75) Inventors:** Stefan Fulga, Great Dunmow (GB); David Rahn, Kanata (CA); Michael Toner, Nepean (CA); John Rogers, Ottawa (CA); Brian Robar, Bishops Stortford (GB); Zhan Feng Zhou, Bishops Stortford (GB)**(73) Assignee:** SiGe Semiconductor Inc., Ontario (CA)**(*) Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 723 days.**(21) Appl. No.:** 10/349,941**(22) Filed:** Jan. 24, 2003**Related U.S. Application Data****(60)** Provisional application No. 60/351,011, filed on Jan. 25, 2002.**(51) Int. Cl.**
H04N 5/63 (2006.01)
(52) U.S. Cl. 348/730; 348/731; 455/343.1;
340/7.34
(58) Field of Classification Search 348/730,
348/731, 725, 553; 725/14, 151, 152, 131,
725/132, 139, 140; 455/343.1; 713/320,
713/324, 323; 334/5, 11


See application file for complete search history.

(56) References Cited**U.S. PATENT DOCUMENTS**4,188,568 A * 2/1980 Manners 315/411
4,518,961 A * 5/1985 Davis et al. 340/7.35
4,549,217 A * 10/1985 Sendelweck 348/380
5,027,428 A * 6/1991 Ishiguro et al. 340/7.35
5,193,212 A * 3/1993 Son 340/7.365,373,557 A * 12/1994 Diehl et al. 380/242
5,410,734 A * 4/1995 Choi et al. 340/7.34
5,623,533 A * 4/1997 Kikuchi et al. 455/572
5,701,599 A * 12/1997 Aihara et al. 455/186.1
5,969,634 A * 10/1999 Takashima et al. 340/7.34
6,177,964 B1 1/2001 Birleson et al.
6,271,893 B1 * 8/2001 Kawaguchi et al. 348/725
6,285,406 B1 * 9/2001 Brusky 348/552
6,314,523 B1 * 11/2001 Voltz 713/324
6,452,645 B1 * 9/2002 Kuhn et al. 348/731
6,462,327 B1 * 10/2002 Ezell et al. 250/214 A
6,472,957 B1 10/2002 Dobrovolsky
6,515,716 B1 * 2/2003 Suzuki et al. 348/730
6,593,975 B1 * 7/2003 Oh 348/730
6,650,376 B1 * 11/2003 Obitsu 348/730
6,704,063 B1 * 3/2004 Van Der Wulp 348/734
6,731,346 B1 * 5/2004 Nonomura et al. 348/554
6,759,904 B2 * 7/2004 Behzad 330/254
6,771,124 B1 * 8/2004 Ezell 330/129
6,900,849 B1 * 5/2005 Friedreich 348/730
2002/0118065 A1 * 8/2002 Miyamoto 330/254

* cited by examiner

Primary Examiner—Victor R. Kostak**(74) Attorney, Agent, or Firm**—Kenyon & Kenyon LLP**(57) ABSTRACT**

Currently tuner circuits maintain normal power consumption while they are receiving RF signals and do not have provisions therein for disabling portions of their circuitry for reducing power consumption. For example, during changing of channels, portions of the tuner are not used while the tuner is waiting for channel data. Thus, disabling portions of the circuit while the tuner is waiting for data serves to reduce power consumption of the tuner. Furthermore, tuner power consumption is reduced by determining whether a signal input to the tuner circuit requires amplification or not, or whether linearity in the amplifier can be sacrificed by a reduction in amplifier gain. Thus, a tuner circuit is provided that has control loop circuitry to execute control loops for controlling the gain and linearity of the tuner, as well as power consumption of circuitry therein.

21 Claims, 5 Drawing Sheets




Fig. 1
(PRIOR ART)




Fig. 2a




Fig. 2b




Fig. 3a

1

METHOD OF USING CONTROL LOOPS IN A BROADBAND CABLE TUNER

This application claims the benefit of U.S. Provisional
Application No. 60/351,011 filed Jan. 25, 2002.

FIELD OF THE INVENTION

The invention relates to the area of cable tuner circuits and
more specifically to the area of control loops used within
cable tuner circuits to control internal functions thereof.

BACKGROUND OF THE INVENTION

Cable tuner circuits are used to receive a television signal
from a television signal provider and to tune into a single
channel within the television signal in order to present audio
and video information from that channel to an end user.
Cable tuners that operate using a superheterodyne circuit for
use in a superheterodyne method of processing television
signal information are commonplace. A superheterodyne
receiver converts a desired signal to an intermediate frequency
(IF) for filtering using a fixed bandpass filter. Signals
having been passed through the fixed bandpass filter are
processed by a second primary component of the receiver. A
fixed bandpass filter is preferred because the filter characteristics
are more readily and precisely determinable and
hence the desired signal is more readily distinguishable from
noise and other unwanted signals. Surface acoustic wave
(SAW) filters are exemplary of the state of the art fixed
bandpass filters used in television tuners.

Another aspect of tuner design relates to power consumption
and bandwidth of operation. It is well understood in
electronic circuit design that there is a typical tradeoff
between speed and power consumption. Faster circuits consume
more power and slower circuits consume less. Consequently,
as the bandwidth for TV signals increases, the power consumption
of the tuners increases. This increases heat dissipation and is
therefore undesirable.

Furthermore, when tuners are active in a television, they
are constantly consuming electrical power. This constant
power consumption results in heating of the tuner circuit,
which causes stress on the circuit components used to
provide tuner functionality. A need therefore exists to enable
and disable portions of the tuner circuit when they are not
being utilized in order to reduce the power consumption of
the tuner circuit.

It is therefore an object of the invention to provide a tuner
circuit that implements executing of control loops in order to
facilitate enabling and disabling circuit portions thereof to
provide reduced power consumption.

SUMMARY OF THE INVENTION

In accordance with the invention there is provided a
method of controlling power consumption of a tuner circuit
comprising the steps of: providing an RF signal including
information modulated therein to a tuner signal conditioning
circuit for conditioning the RF signal; determining from the
received RF signal an approximate linearity requirement and
an approximate gain requirement; and, performing one of:
increasing the gain of the tuner signal conditioning circuits
and decreasing the linearity of the tuner signal conditioning
circuits; and, decreasing the gain of the tuner signal conditioning
circuits and increasing the linearity of the tuner
signal conditioning circuits.

2

In accordance with the invention there is provided a
method of performing power management in a cable tuner
circuit comprising the steps of: determining a mode of
operation for the cable tuner circuit in dependence upon
predetermined parameters and an external input; and, disabling
portions of the cable tuner circuit in dependence upon the
determined mode of operation.

In accordance with the invention there is provided a tuner
for receiving information signals within a channel selected
from within a plurality of channels and being within a
predesignated frequency band, the tuner comprising: a first
filter for providing a passband, said passband being characterized
by a bandwidth being sufficiently broad to admit signals in at least one of the plurality of channels with lesser
attenuation than other signals; an input port for receiving
information signals and conducting the received information
signals to the filter; an output port for conducting any signals
having been admitted by the first filter; superheterodyne
circuitry including tuner signal conditioning circuits for
processing any signals coupled thereto via the output port
and discriminating the received information signals within
the selected channel; and, a control loop circuit for performing
at least one of controlling power provision to different
circuit portions of the tuner superheterodyne circuitry and
controlling gain and linearity of the tuner signal conditioning
circuits, the control loop circuit other than a power
switch for enabling and disabling of power provided to the
entire tuner.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the present invention will be
described in conjunction with the following drawings, in
which:

FIG. 1 illustrates a block schematic diagram of a prior art
television tuner in accordance with that referenced as prior
art in the U.S. Pat. No. 6,177,964;

FIG. 2a illustrates steps used for enabling and disabling
circuit blocks within the tuner in order to conserve electrical
power, in dependence upon their power usage, in accordance
with an embodiment of the invention;

FIG. 2b illustrates a tuner in accordance with the invention,
the tuner having a power management circuit used for
enabling and disabling circuit blocks within the tuner;

FIG. 3a illustrates an adaptive control loop used to change
the linearity and gain of signals within the tuner in accordance
with an embodiment of the invention; and,

FIG. 3b illustrates a tuner in accordance with the invention,
the tuner having circuitry for charging the linearity and
gain of signals propagating therein.

DETAILED DESCRIPTION OF THE INVENTION

The prior art television (TV) tuner illustrated in FIG. 1 is
shown as being state-of-the-art in a discussion of prior
U.S. Pat. No. 6,177,964, entitled "Broadband Integrated
Television Tuner".

Birleson et al. teach a broadband television tuner, as is
shown in the block diagram of FIG. 1. RF signals in a range
of 55 MHz to 806 MHz are received in the tuner through an
input filter 101. The input filter 101 operates to attenuate
signals above an input cut-off frequency corresponding to the
highest frequency expected in the television band. As
distinguished from the prior art TV tuner shown in FIG. 1,
the input filter 101 is not tuned to select a few channels but
instead passes all channels in the television band.

3

Radio frequency RF signals passing through the input filter 101, are passed to superhetrodyne circuitry 140 including the on following components, where the RF signal passed through the input filter 101 are amplified by an amplifier 102. The amplifier 102 operates with a gain as determined by a delayed AGC signal. The amplifier 102 is provided by: either a variable attenuator coupled in series with a fixed gain amplifier, or a variable gain amplifier. In any event, this requires that the amplifier 102 be a low noise amplifier (LNA) having a high linearity with respect to the entire television band of frequencies and one that offers a wide dynamic range with respect to received RF signal amplitudes. Preferably the amplifier 102 has a transmission band that is sufficient to pass the entire television band. The amplifier 102 functions to control high input signal levels in the received RF signal since the tuner is capable of receiving signals from a variety of sources, such as an antenna or a cable television line. Typically, one or several antenna channel signals are strong in power, while the remainders are much weaker. This requires that the amplifier 102 have a very broad dynamic range in order that both the weaker signals and the stronger signals be received satisfactorily. In contrast, cable television signals may have signal strengths of +15 dBmV and may comprise 100 cable channels. The amplifier 102 must regulate in accordance with the varying signal levels in this broadband of received channels.

A mixer 103 receives input signals from the AGC amplifier 102 and a local oscillator 104. A first IF signal is generated in the mixer 103 and is provided to a first IF filter 109. The first IF filter 109 is a bandpass filter that provides coarse channel selection. As a matter of design choice, the first IF filter 109 may be constructed on the same integrated circuit substrate as mixers 103 and 101 or the first IF filter 109 may be a discrete off-chip device such as a radio frequency SAW filter. The first IF filter 109 is constructed to select a narrow band of channels, or perhaps only a single channel, from the television signals in the first IF signal.

A mixer 110 mixes the first IF signal from the first IF filter 109, with a second local oscillator signal from a local oscillator 111 to generate a second IF signal. The mixer 110 may be an image rejection mixer, if necessary, to reject unwanted image signals. The characteristics of the first IF filter 109, determines whether or not the mixer 110 must function to provide image rejection. If image frequencies of any desired channel are adequately attenuated by the first IF filter 109, then the mixer 110 may be a standard mixer.

Tuning phase locked loop (PLL) circuits 105 control local oscillators 104 and 111. Local oscillator frequencies are selected under the control of an Inter Integrated Circuit (IIC or I2C) bus interface 108, so that the picture carrier of a particular channel in the RF television signal spectrum appears at 43.75 MHz in the second IF signal. Of course, some other frequencies may be provided depending on the standards in a particular region or country where the TV tuner is intended for use. The tuning PLL circuits 105 receive reference signals from a reference oscillator 106, which is driven by a 5.25 MHz crystal 107. The I2C interface 108 provides control signals to the tuner 10 and monitors the status of the tuner 10 and the tuning PLL circuits 105.

In operation, the front end of the TV tuner receives the entire television band through the filter 101 and the amplifier 102. The mixer 103 up-converts the RF input signal so that a selected channel in the RF signal appears at a first IF frequency that is selected to pass through the filter 109. The first IF frequency is then down-converted to a second IF frequency of 43.75 MHz by the mixer 110. The frequency of

4

the first local oscillator signal varies depending upon the specific channel desired in the RF signal. The second local oscillator is also optionally tunable when the second IF frequency is selected to be other than the typical 43.75 MHz.

Following the mixer 110, an amplifier 116, under the control of the AGC signal, amplifies the second IF signal. Signals being passed by the filter 113 either remain on-chip for further processing or can be provided to an off-chip device, such as a decoder (not shown), through a buffer 115. The amplifier 102 and the amplifier 116 operate in conjunction to control the overall signal level preparatory to further processing by circuit elements 118, 120-133. These circuit elements are connected as shown to provide an IF and baseband signal processor 135.

It is suggested that the second IF filter 113 may be constructed on the same integrated circuit substrate as the other elements of tuner, or it may be a discrete off-chip device. The amplifiers 112 and 114 are used to provide proper impedances for the SAW filter 113 as well as to provide gain to maintain system noise performance. The amplifier 112 must provide a powerful signal at the relatively low impedance preferred for operation of the SAW filter. Heat generated by the power amplification and the SAW filter attenuation is significantly large as compared with other functions in the prior art TV tuner.

In order to conserve electrical power within a tuner, for example the prior art tuner illustrated in FIG. 1, the tuner preferably has circuit blocks therein disabled in dependence upon their power usage, as is illustrated in the steps of FIG. 2a. Unfortunately, the present cable tuner standards do not support a power down mode of operation in a receiver. Though it would be beneficial to support lower power operation, it is not immediately evident how this is to be accomplished.

In accordance with that shown in FIGS. 2a and 2b, preferably, the tuner 200 operates in four distinct power mode schemes, where a control loop circuit in the form of a power management circuit 201 controls these distinct power schemes. The power management circuit is connected to components within the tuner, including the superhetrodyne circuitry including tuner signal conditioning circuits, for managing electrical power provided thereto. In a first mode of operation all circuit blocks for the tuner 200 are powered ON. In this first mode all RF blocks as well as the synthesizers are powered ON and are consuming normal electrical power in accordance with their circuit block requirements.

In a second mode of operation only the synthesizers and the I2C interface are ON. This mode is used when the IC2 has received an instruction to change a channel for viewing, but no signal has yet been received by the preamp from the filter.

Of course, if no data is to be received by from the filter, then the tuner 200 is placed into a third mode of operation, after some predetermined amount of time. If the device is subsequently placed in the second mode of operation, the tuner 200 reverts to the first mode for providing the previously programmed state.

In a third mode of operation only the I2C interface is ON. This is the lowest power consumption mode, while having the tuner 200 still powered ON. In this mode, the RF blocks as well as the synthesizer blocks are powered OFF. The I2C interface is left powered ON in order to allow tuner circuit blocks to be powered ON if activity takes place, such as changing of a channel by the user.

In a fourth mode of operation only the second IF is powered OFF. This mode allows the user to save power in

an application where an external AGC amplifier is used. The power saving associated with this mode is approximately 20 mA. A low power tuner circuit typically draws 120 ma to 140 mA at 3.3 V; therefore 20 ma current reduction yields over a 14% increase in power savings. Advantageously, the method shown in FIG. 2a provides additional power savings during day-to-day operation of the tuner 200.

In order to be able to address mobile applications for the tuner, such as mobile TV, as well as stationary applications, such as coaxial cable, or in personal computer cards, an adaptive control loop is preferably integrated into a control loop circuit in the form of a gain and linearity control circuit 301 (FIG. 3b) within the tuner 300 (FIG. 3b). FIG. 3a illustrates such an adaptive control loop, where the adaptive control loop is used to change the linearity and gain of amplified signals within the tuner 300. Amplified signals within the tuner 300 propagate through the superheterodyne circuit including tuner signal conditioning circuits, where they are amplified using the delayed AGC 102 and the IF amplifier 116, to control the overall signal level in tuner 300. The gain and linearity of each of these amplifiers 102 and 116 is based on the AGC voltage supplied by the IF and baseband processor IC 135. To those of skill in the art it is known that more power provided to an amplifier circuit typically results in higher amplification linearity, and less power is typically required in order to obtain lower linearity. Furthermore, the higher the amplifier gain, the more power that is typically required for the amplifier, and of course, the less gain, the less power that is typically required by the amplifier. Thus, power consumption is reducible in the amplifier circuits in dependence upon the linearity and the gain thereof.

If the tuner 300 is used for receiving a signal on a coaxial cable, then the RF input signal being provided to the tuner input port 300a is already of a high enough power that amplification is preferably not necessary. Thus, the AGC voltage supplied by the IF and baseband processor IC 135 is such that the gain of the delayed AGC amplifier 102 and IF AGC amplifier 116 is sacrificed, while maintaining high linearity for the signal propagating within the tuner 300.

However, if the tuner 300 is used for receiving RF input signals via a wireless medium, then the RF signal being provided to the tuner input port 300a is typically of a low power. Thus, the linearity of the amplified signal is sacrificed at the expense of amplification of the signal by the AGC amplifiers 102 and 116. By channeling operating power between gain and linearity for these amplifiers, power consumption is advantageously reduced in the tuner circuit 300. The difference in amplifier gain between operating for receiving RF signal via a wireless medium and receiving signals via a coaxial medium is approximately 10 dB, where the AGC gain is switched whenever the AGC voltage passes a preset threshold. Advantageously, the control loop allows selection of different thresholds depending on the application. Alternatively, the control loop is provided as a full software implementation through the digital I2C interface.

Advantageously, a tuner 200 and 300 operating using the control loops in accordance with the invention allows for full monitoring, through the I2C interface, of the control loops being executed therein. The I2C interface provides the user at any time information about the frequency range picked by the control loop as well as information about the gain of the AGC amplifiers.

Optionally, the tuner allows for software programming of use of the various power modes of operation through the I2C interface.

Numerous other embodiments may be envisioned without departing from the spirit or scope of the invention.

What is claimed is:

1. A method of controlling power consumption of a tuner circuit comprising the steps of:
 - providing an input port for receiving an RF signal including information modulated therein upon a plurality of channels and being within a predetermined frequency band;
 - providing a tuner signal conditioning circuit for conditioning the RF signal comprising:
 - a first filter for providing a passband; said passband being characterized by a bandwidth being sufficiently broad to admit signals in at least one of the plurality of channels with lesser attenuation than other signals;
 - an output port for conducting any signals having been admitted by the first filter;
 - superheterodyne circuitry including the tuner signal conditioning circuits for processing any signals coupled thereto via the output port and discriminating the received information signals within a selected channel; determining from the received RF signal an approximate linearity requirement and an approximate gain requirement; and,
 - performing one of increasing the gain of the tuner signal conditioning circuits and decreasing the linearity of the tuner signal conditioning circuits and decreasing the gain of the tuner signal conditioning circuits and increasing the linearity of the tuner signal conditioning circuits; and,
 - controlling power supplied to different circuit portions of the superheterodyne circuitry and tuner signal conditioning circuits, the power supplied being one of enabling and disabling of power provided.
2. A method according to claim 1 wherein the tuner signal conditioning circuit comprises a first amplifier circuit.
3. A method according to claim 2 wherein the first amplifier circuit is a low noise amplifier (LNA) circuit.
4. A method according to claim 1 wherein the tuner signal conditioning circuit comprises a first mixer circuit.
5. A method according to claim 4 wherein the first mixer circuit is an image reject mixer circuit.
6. A method according to claim 1 wherein the steps of increasing the gain of the tuner signal conditioning circuits and decreasing the linearity of the tuner signal conditioning circuits are performed for RF signals that are received using a wireless propagation medium.
7. A method according to claim 1 wherein the steps of decreasing the gain of the tuner signal conditioning circuits and increasing the linearity of the tuner signal conditioning circuits are performed for RF signals that are received using a direct cable connection propagation medium.
8. A method according to claim 1 further comprising performing power management in the tuner circuit comprising:
 - determining a mode of operation for the tuner circuit in dependence upon predetermined parameters and one of a control loop and an external input; and,
 - managing portions of the tuner circuit in dependence upon the determined mode of operation; wherein
 - managing portions of the tuner circuit is by controlling power channeled to different portions of the tuner circuit, the power channeled being other than an enabling and disabling of power provided.

9. A method according to claim 8 wherein the managed portions are managed for periods of time that other than effect reception and decoding of RF signals received by the tuner.

10. A method according to claim 8 wherein the tuner allows for software programming of whether or not to perform the step of determining a mode of operation for the tuner circuit.

11. A method according to claim 10 wherein the software programming is provided to the tuner circuit using a programming input port disposed on an I2C interface.

12. A method according to claim 8 wherein the step of determining a mode of operation for the tuner is dependent upon input from a user.

13. A tuner for receiving information signals within a channel selected from within a plurality of channels and being within a predetermined frequency band, the tuner comprising:

a first filter for providing a passband, said passband being characterized by a bandwidth being sufficiently broad to admit signals in at least one of the plurality of channels with lesser attenuation than other signals; an input port for receiving information signals and conducting the received information signals to the filter; an output port for conducting any signals having been admitted by the first filter;

superheterodyne circuitry including tuner signal conditioning circuits for processing any signals coupled thereto via the output port and discriminating the received information signals within the selected channel; and,

a control loop circuit for performing at least one of controlling power provision to different circuit portions of the tuner superheterodyne circuitry and controlling gain and linearity of the tuner signal conditioning circuits, the control loop circuit other than a power switch for enabling and disabling of power provided to the entire tuner.

14. A tuner according to claim 13 wherein the control loop circuit comprises:

a power management circuit for varying the power consumption of portions of the superheterodyne circuitry.

15. A tuner according to claim 14 wherein the portions of the superheterodyne circuitry comprise at least a synthesizer.

16. A tuner according to claim 14 wherein the portions of the superheterodyne circuitry comprise radio frequency circuits.

17. A tuner according to claim 13 wherein the control loop circuit comprises:

a gain and linearity control circuit for controlling the gain and the linearity of the tuner signal conditioning circuits.

18. A tuner according to claim 17 wherein the tuner signal conditioning circuits comprise at least an amplifier circuit.

19. A tuner according to claim 17 wherein the at least an amplifier circuit comprises a low noise amplifier circuit.

20. A tuner according to claim 13 wherein the control loop circuit comprising:

a memory circuit, the memory circuit for storing instructions for executing the steps of:

increasing the gain of the tuner signal conditioning circuits and decreasing the linearity of the tuner signal conditioning circuits; and,

other than increasing the gain of the tuner signal conditioning circuits and increasing the linearity of the tuner signal conditioning circuits.

21. A tuner according to claim 13 wherein the control loop circuit comprising:

an input port for receiving of user data; and,

a memory circuit, the memory circuit for storing instructions for executing the steps of:

determining a desired mode of operation for a tuner circuit in dependence upon predetermined parameters and an external input; and,

disabling portions of the tuner circuit in dependence upon the determined mode of operation.

* * * * *